Examiner Ho Aaron D

2139-HO-AARON-D

Employment Information

Art Unit:2139 — Electrical computers and digital processing systems: memory
Group:2130 — Memory Access and Control
Classes: 711 — Electrical computers and digital processing systems: memory
712 — Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors)
Phone:(469) 295-9093
Email:aaron.ho@uspto.gov
Location:TX 75202
Title:Pat Examnr Elctrl Engrg
Service:10 years
Grade:GS-12

Grant Rate and Difficulty Ranking

55
3-Year Grant rate: 74% over 174 cases
Difficulty: Medium
Difficulty Percentile: 55th

With Examiner Ho, you have a 74% chance of getting an issued patent by 3 years after the first office action. Examiner Ho is a medium examiner and in the 55th percentile across all examiners (with 100th percentile most difficult).

Grant Rate

Grant Rate Timeline

Below is the grant rate timeline for Examiner Ho, where the timeline is relative to the date of the first office action. The three-year grant rate is the percentage of applications granted at three years after the first office action.

Comparison with Art Unit 2139

Examiner Ho's grant rate is lower than that of Art Unit 2139 and lower than that of the USPTO.

Average Office Actions Per Grant
Examiner Ho 1.7
Art Unit 2139 1.5

Interview Benefit

Grant Rate without Interview

Examiner Ho has granted 82 of 112 cases without any applicant-requested interviews for a grant rate of 73%.

Grant Rate with Interview

Examiner Ho has granted 47 of 62 cases with at least one applicant-requested interview for a grant rate of 76%.

Interview Benefit

With Examiner Ho, conducting an interview increases your chance of getting a patent granted by 4%.

Recent Dispositions

Recent Dispositions

Number Title OA Rejections Status IFW
19015326 Method And Apparatus For Memory Management In Memory Disaggregation Environment Rejection information available with a Premium Stats subscription. See our pricing. Patented View
18814125 Memory Device For Performing In-Memory Processing Patented View
18461661 Memory System, Control Device, And Method For Combining/dividing Of Data In Data Transfer Abandoned View
18468918 Dynamic Cache Loading And Verification Patented View
18635535 Memory Channel Controller Operation Based On Data Types Patented View
18419206 Array Access With Receiver Masking Patented View
18744992 Pseudo-First In, First Out (Fifo) Tag Line Replacement Patented View
18486702 Optimal Environment Sizing For Performing Asset Backup Operations Patented View
18490673 Techniques For Memory Resource Control Using Memory Resource Partitioning And Monitoring Patented View
17644085 Optimizing Data Placement Based On Data Temperature And Lifetime Prediction Patented View
17222048 Method And Apparatus To Reduce Nand Die Collisions In A Solid State Drive Abandoned View
17993618 Management Of A Memory Firewall In A System On Chip Patented View
18403250 Point-In-Time Backup Of Application Data Stored On Disparate Storage Systems Patented View
17478040 Programmable Memory Controller Circuits And Methods Patented View
18383729 Adaptive Generation Of Memory Partitions Patented View
18464797 System And Method For Managing Metadata Access Locking In Cache Patented View
18471680 Orchestration Of Unmap Requests Received From Write Cache Instances Of A Distributed Storage System Patented View
18490884 System And Method For Hybrid Capacity Expansion Of Virtual Storage Appliances Deployed On Cloud Storage Devices Patented View
18503118 Intelligent Management Of Ferroelectric Memory In A Data Storage Device Patented View
17597985 Performance Benchmark For Host Performance Booster Patented View
17839429 Systems And Methods For A Cross-Layer Key-Value Store With A Computational Storage Device Patented View
18401643 Metadata Page Prefetch Processing For Incoming Io Operations Patented View
17528030 Systems And Methods For Workload Distribution Across Processing Units Patented View
18125218 Methods, Devices, And Systems For Allocating Memory Space Patented View
18355771 Redundant Storage Across Namespaces With Dynamically Allocated Capacity In Data Storage Devices Patented View
18468742 Apparatus And Method For Dynamically Managing Host Performance Booster Control Mode Patented View
17516915 System And Method For Sram Less Electronic Device Bootup Using Cache Patented View
17815366 Client Allocation Of Memory Across Memory Servers Patented View
18116740 Recovery Of Clustered Storage Systems Patented View
17744617 Multi-Value Mapping For Object Store Patented View
17879967 Method Of Operating A Storage Device Including Detecting An Abnormal Area, Where An Access Time Exceeds A Reference Latency, As An Optional Area In The Nonvolatile Memory Device And Storing Optional Data In The Optional Area, And A Storage Device For Performing The Method Patented View
16728114 Staging Memory Access Requests Patented View
18126232 Method And Apparatus For Memory Management In Memory Disaggregation Environment Patented View
17675533 Hint-Based Fast Data Operations With Replication In Object-Based Storage Patented View
17133503 Address Translation Technologies Abandoned View
17877023 Systems And Methods For Identifying Counterfeit Memory Patented View
18217736 Universal Flash Storage (Ufs) Device And Method Of Writing Data To A Replay Protected Memory Block (Rpmb) Region Of A Ufs Patented View
18478952 Appending Data To A Tape Cartridge During Recall Operations Patented View
17322822 Artificial Intelligence-Based Hybrid Raid Controller Device Abandoned View
17314476 Memory Device For Performing In-Memory Processing Patented View
18220355 Data Storage Device And Method For Swap Defragmentation Patented View
17544240 Securing Sensitive Data In Memory Abandoned View
18189982 Reducing Translation Lookaside Buffer Searches For Splintered Pages Patented View
17491058 Stacked Command Queue Patented View
17534283 Storage Devices Including A Controller For Handling Command Sequences And Methods Of Operating The Same Patented View
17457829 Managing Single-Level And Multi-Level Programming Operations Patented View
17877240 Wordline Leakage Test Management Patented View
17970674 Pseudo-First In, First Out (Fifo) Tag Line Replacement Patented View
17836912 Cache With Set Associativity Having Data Defined Cache Sets Patented View
18454693 Combined On-Package And Off-Package Memory System Patented View

Appeals Statistics

Purchase Subscription

Subscribe to Premium Examiner Statistics for unlimited access for your law firm.

Disclaimer: We do not provide any guarantees as to the accuracy of the statistics presented above and under
no circumstances will we be liable for any outcome resulting from your reliance on the above statistics.

Loading...